ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention CRITICAL AREA COMPUTATION OF COMPOSITE FAULT MECHANISMS USING VORONOI DIAGRAMS

Application Number:

Confirmation Number:

First Named Applicant:

Robert Allen

Attorney Docket Number:

BUR920030136US1

Art Unit:

Examiner:

Search string:

(6178539 or 6247853 or 6317859).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
SP	1	6178539	2001-01-23	Papadopoulou et al.			
SR	2	6247853	2001-06-19	Papadopoulou et al.			
SP.	3	6317859	2001-11-13	Papadopoulou et al.			

Signature

Examiner Name	Date
Buchin Parikan	4-20-06

				Docket Number (Optional	Applicatio	Number 10/709393
		-	•	BUR920030	136US1 1	MITO FOX 13
INFOR	OITAM	N DISCLOS	URE CITATION	Applicant(s) Allen et al.	. Group Ar	Linit
L 2 2 2004	.) \ Alse ser	veral sheets if ne		Filing Date 4-27	- D4/ Group Ar	Unknown
	<u> </u>	non noc	TUMENTS (Including Au	thor, Title, Date, Pertinent Page	s, Etc.)	
AMINER NO.		adopoulou, E. uits and System	and Lee, D.T., "Critical ns, IEEE Transactions o	area computation via Voron n , Vol. 18, No. 4, pp .463-47	4, April 1999.	
· N. ·	Papa	idopoulou, E.,	"Critical area computat	ion for missing material defe ansactions on , Vol. 20, No. 5	cts in VLSI circuits ," Co , pp 583-597, May 2001.	mputer-Aided Design of
SP	1					
	Fool Rese	k-Luen Heng a earch Center,	and Zhan Chen. "VLSI \ pp. 1-15, July 17, 2000.	ield Enhancement Techniqu	es Through Layout Mod	fication." IBM T. J. Watson
S(Y.					·	
~	A. V Syn	/enkataraman nposium on De	and I. Koren. "Trade-o fect and Fault Tolerance	ffs between Yield and Reliab e in VLSI Systems, pp. 67-75	ility Enhancement." Proc , November 1996.	of the 1996 IEEE National
				-		
	-					
	+					
EXAMINER	—— —		10 1	DATE CONSID		
EAST HE LESS	Q.,	him	Parihan	is in conformance with MPEP to applicant.	-20-06	